USP Electronic Research Repository

Design and implementation of high - performance master/slave memory controller with microcontroller bus architecture

Ramagundam, S. and Das, S.R. and Morton, S. and Biswas, S.N. and Groza, V.Z. and Assaf, Mansour and Petriu, E.M. (2014) Design and implementation of high - performance master/slave memory controller with microcontroller bus architecture. [Conference Proceedings]

Full text not available from this repository.

Abstract

The on-chip interconnection system known as advanced microcontroller bus architecture (AMBA) is a well-established open specification for the proper management of functional blocks comprising system-on-chips (SOCs). In the subject paper, the design and implementation details of AMBA high-performance bus (AHB) master and slave with memory controller (MC) interface are discussed. A bridge between AHB master and slave with supportive application of MC is also proposed and the resultant efficiency in respect of area overhead and speed is provided. The realization of the control structure is based on the concept of conventional finite state machines (FSMs). The intellectual property (IP) blocks of AHB master and slave are implemented on a Xilinx Spartan3 field programmable gate array (FPGA) chip (3s50pq208-5).

Item Type: Conference Proceedings
Additional Information: DOI: 10.1109/I2MTC.2014.6860513
Subjects: T Technology > T Technology (General)
Divisions: Faculty of Science, Technology and Environment (FSTE) > School of Engineering and Physics
Depositing User: Mansour Assaf
Date Deposited: 09 Sep 2014 11:33
Last Modified: 13 May 2016 14:06
URI: http://repository.usp.ac.fj/id/eprint/7573
UNSPECIFIED

Actions (login required)

View Item