

ELEMENTARY-TREE SPACE COMPRESSION USING COMBINATION OF NONLINEAR AND LINEAR LOGIC

Sunil R. Das^{1,2}, Nick Malan¹, Scott Morton¹, Satyendra N. Biswas³, and Mansour H. Assaf⁴

¹Department of Computer Science, College of Arts and Sciences
Troy University, Montgomery, AL 36103, USA

²School of Information Technology and Engineering, Faculty of Engineering
University of Ottawa, Ottawa, ON K1N 6N5, Canada

³School of Engineering and Computer Science
Kaziranga University, Jorhat 785006, Assam, India

⁴Department of Electrical and Electronic Engineering
University of the South Pacific, Suva 19128, Fiji

Introduction

With tremendous growth in the field of microelectronics, the integration densities and system complexities increased considerably and hence, the need for better and more effective methods of testing to assure reliable operation of integrated circuit (IC) chips, the mainstay of today's many sophisticated devices and products, was intensely felt [1]–[5]. The conventional testing procedures of digital systems require application of test vectors generated by a test pattern generator (TPG) to the circuit under test (CUT) and comparison of the produced responses with the correct ones. For very large scale integrated (VLSI) systems, because of higher storage requirements for the fault-free responses, the standard test processes become highly expensive and thus, alternative approaches are sought at minimizing the amount of required storage. Built-in self-testing (BIST) is a design philosophy that has the capability of solving many of the problems otherwise encountered in testing digital systems. It combines the concepts of built-in test (BIT) and self-test (ST) in *one*, termed BIST. In BIST, test generation, test application and response verification are all accomplished through built-in hardware. This allows different parts of an IC chip to be tested in parallel, thereby reducing the testing time besides eliminating the need for external test equipment. A typical BIST architecture uses a TPG that sends its outputs to a CUT and output bit streams from the CUT are fed into a test data analyzer. A fault is detected if the test sequence is different from the response of the fault-free circuit. The test data analyzer is comprised of a response compaction unit (RCU), storage for the fault-free response of the CUT and comparator.

In an effort to reduce the amount of data represented by the fault-free and faulty CUT responses, data compression is used to create signatures (short binary sequences) from the CUT and its corresponding fault-free circuit. BIST techniques use pseudo-exhaustive or exhaustive test patterns or on-chip storing of reduced or compact test sets. The RCU can be split into two parts: a space compaction unit followed by a time compressor. In general, \mathbf{P} input sequences coming from a CUT are fed into a space compressor, providing \mathbf{L} output streams of bits such that $\mathbf{L} \ll \mathbf{P}$; most often, test responses are compressed into only one sequence ($\mathbf{L} = 1$). Space compression provides a viable solution to the problem

of achieving high quality BIST of complex circuit chips without the necessity of monitoring a large number of internal test points to reduce testing time and area overhead through merger of test sequences coming from the internal test points to a single stream of bits. This single bit stream of length \mathbf{H} is eventually fed to a time compactor, generating a shorter sequence of length \mathbf{B} ($\mathbf{B} < \mathbf{H}$) at the output.

In the subject paper, our focus is on the problem of response data compaction of multi-output digital circuits with a view to designing aliasing-free space compression networks for BIST using pseudo-random and compact test sets. With this perspective in target, the paper proposes technique for implementing aliasing-free BIST space support hardware, extending some well-known concept of conventional switching theory, *viz.* that of compatibility relation as employed in the minimization of incomplete sequential machines, based on pairwise sequence mergeability, for detectable single stuck-line faults of the CUT. Using mathematically sound selection criteria of aliasing-free merger of a pair of response data outputs of the CUT by two-input AND/NAND and/or XOR/XNOR logic, the paper achieves maximal compaction in the design, as is evident from the simulation runs conducted on the International Symposium on Circuits and Systems (ISCAS) 85 combinational and ISCAS 89 full-scan sequential benchmark circuits using fault simulation programs ATALANTA [6], FSIM [7] and HOPE [8]. Only some limited results on simulation on ISCAS 85 and ISCAS 89 full-scan sequential benchmark circuits using the simulation programs are provided here though.

The mathematical basis underlying the realization of the proposed aliasing-free space compression is not discussed here as well. Fundamentally, based on the notion of AND/NAND and/or XOR/XNOR fault detection (FD) compatibility and *conditional* FD compatibility, optimal pairs of lines can be selected at the output of the original CUT and at subsequent stages of the compaction process. The process of merger has to be continued until all output lines or as many as possible are exhausted at each compression stage, eventually obtaining an aliasing-free compactor, preferably with a single output line. The algorithm details for the selection of a maximal number of two-input AND/NAND and/or XOR/XNOR logic at each stage of compaction based on the concept of FD compatibility and *conditional* FD compatibility [5] could not also be furnished because of space constraint.

Simulation Experiments

To demonstrate the feasibility of the proposed aliasing-free space compression technique, independent simulations were conducted on ISCAS 85 combinational and ISCAS 89 full-scan sequential benchmark circuits. In the design experimentation, we used ATALANTA [6] (fault simulation program developed at the Virginia Polytechnic Institute and State University) as our test generation tool to provide the fault-free output sequences required to construct the space compressor circuits and to test the benchmark circuits using reduced test sets, accompanied with random test sessions with FSIM and HOPE fault simulation programs [7], [8] that produce the necessary pseudo-random test vectors that detect most detectable single stuck-line faults for all the benchmark circuits. For each of the circuits, we computed the fault coverage (FC) before adding the compaction network, FC with the compression circuit, number of applied test vectors, simulation CPU time, estimates of hardware overhead and maximal compaction ratio. In Figures 1 and 2 are given only limited simulation results on ISCAS 85 and ISCAS 89 full-scan sequential benchmark circuits using ATALANTA, FSIM and HOPE.

References

1. S. Mourad and Y. Zorian, 2000, *Principles of Testing Electronic Systems*. New York: Wiley.
2. S. R. Das, 1991, "Built-in self-testing of VLSI circuits", *IEEE Potentials*, vol. 10, pp. 23–26.
3. S. R. Das, C. V. Ramamoorthy, M. H. Assaf, E. M. Petriu, and W. –B. Jone, 2001, "Fault tolerance in systems design in VLSI using data compression under constraints of failure probabilities", *IEEE Transactions on Instrumentation and Measurement*, vol. 50, pp. 1725–1747.
4. S. R. Das, A. Hossain, S. Biswas, E. M. Petriu, M. H. Assaf, W. –B. Jone, and M. Sahinoglu, 2008, "On a new graph theory approach to designing zero-aliasing space compressors for built-in self-testing", *IEEE Transactions on Instrumentation and Measurement*, vol. 57, pp. 2146–2168.

5. S. R. Das, S. N. Biswas, A. R. Applegate, V. Groza, and M. H. Assaf, 2014, "Fault detection and test response compaction with array of two-input linear logic", *Journal of Electrical Engineering*, vol. 2, pp. 1–11.
6. H. K. Lee and D. S. Ha, 1993, "On the generation of test patterns for combinational circuits", Department of Electrical Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, Technical Report 12-93.
7. H. K. Lee and D. S. Ha, 1991, "An efficient forward fault simulation algorithm based on the parallel pattern single fault propagation", *Proceedings of International Test Conference*, pp. 946–955.
8. H. K. Lee and D. S. Ha, 1992, "HOPE: An efficient parallel fault simulator for synchronous sequential circuits", *Proceedings of Design Automation Conference*, pp. 336–340.

This research was supported in part by the Department of Computer Science, College of Arts and Sciences, Troy University, Montgomery, AL 36103, USA.




Figure 1. Fault coverage for ISCAS 85 combinational benchmark circuits using ATALANTA, FSIM and HOPE.




Figure 2. Fault coverage for ISCAS 89 full-scan sequential benchmark circuits using ATALANTA, FSIM and HOPE.